Due to the increase in manufacturing/environmental uncertainties in the nanometer regime, testing digital chips under different operating conditions becomes mandatory. Traditionally, stuck-at tests were applied at slow speed to detect structural defects and transition fault tests were applied at-speed to detect delay defects. Recently, it was shown that certain cell-internal defects can only be detected using at-speed stuck-at testing. Stuck-at test patterns are power hungry, thereby causing excessive voltage droop on the power grid, delaying the test response, and finally leading to false delay failures on the tester. This motivates the need for peak power minimization during at-speed stuck-at testing. In this article, we use input toggle minimization as a means to minimize a circuit's power dissipation during at-speed stuck-at testing under the Combinational State Preservation scan (CSP-scan) Design-For-Testability (DFT) scheme. For circuits whose test sets are dominated by don't cares, this article maps the problem of optimal X-filling for peak input toggle minimization to a variant of the interval coloring problem and proposes a Dynamic Programming (DP) algorithm (DP-fill) for the same along with a theoretical proof for its optimality. For circuits whose test sets are not dominated by don't cares, we propose a max scatter Hamiltonian path algorithm, which ensures that the ordering is done such that the don't cares are evenly distributed in the final ordering of test cubes, thereby leading to better input toggle savings than DP-fill. The proposed algorithms, when experimented on ITC99 benchmarks, produced peak power savings of up to 48% over the best-known algorithms in literature. We have also pruned the solutions thus obtained using Greedy and Simulated Annealing strategies with iterative 1-bit neighborhood to validate our idea of optimal input toggle minimization as an effective technique for minimizing peak power dissipation during at-speed stuck-at testing. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 2 Penn Plaza, Suite 701, New York, NY 10121-0701 USA, fax + 1 (212) 
The main contributions of this article are as follows:
-Given a test cube ordering, mapping the problem of optimal don't care filling for minimizing peak input toggles during testing to a variant of the interval coloring problem. -Proposing a polynomial time algorithm for the variant of the interval coloring problem (DPfill), its proof of correctness, and optimality of the proposed algorithm. -We propose an interleaving-based test cube ordering algorithm for test sets dominated by don't cares, that when used in conjunction with DP-fill, produces significant savings in input toggles. -We propose a Max Scatter Hamiltonian path algorithm based test cube ordering scheme for test sets not dominated by don't cares, that when used in conjunction with DP-fill, produces significant savings in input toggles. -Local search using iterative 1-bit neighborhood to verify our assumption that optimizing peak input toggles leads to peak power reduction during at-speed stuck-at testing.
The next section motivates the need for at-speed stuck-at testing. Section 3 describes the related work for minimizing power during at-speed testing. Section 4 describes the CSP property and the underlying CSP-scan scheme that satisfies this property. Sections 5 and 6 motivate the need for don't care filling and the formal definition of the problem of don't care filling for peak input toggle minimization, respectively. Following this, our mapping of this problem to a variant of the interval coloring problem, which we call the bottleneck coloring problem, is explained in Section 7. Following this, the proposed algorithm for optimal don't care filling (DP-fill), along with its proof of correctness and the results obtained are shown in Section 8. Section 9 contains the details of the proposed max scatter Hamiltonian path algorithm used to optimize test cube 3 RELATED WORK Several techniques were proposed in the past for minimizing peak test power (Girard et al. 2009 ). These techniques can be broadly categorized into circuit level (Gerstendorfer and Wunderlich 1999; Parimi and Sun 2004; Devanathan et al. 2007a) , gate level (Girard et al. 1999; Lee et al. 2000; Almukhaizim et al. 2008; Lin et al. 2008) , and system level (Girard et al. 1998; Dabholkar et al. 1998; Sankaralingam and Touba 2002; Devanathan et al. 2007c; Yao et al. 2011) techniques. Circuit level techniques include supply gating , scan flip-flop redesign (Gerstendorfer and Wunderlich 1999; Parimi and Sun 2004) , and supply voltage scaling (Devanathan et al. 2007a; Potluri et al. 2013) . Gate level techniques include clock gating (Lee et al. 2000; Sankaralingam and Touba 2002) , scan cell output gating (Lin et al. 2008) , and low power scan chain synthesis (Gerstendorfer and Wunderlich 1999; Girard et al. 1999; Lee et al. 2000; Parimi and Sun 2004; Potluri et al. 2013) . System level techniques include low power test pattern generation (Devanathan et al. 2007c) , power aware test scheduling (Yao et al. 2011) , test pattern ordering (Girard et al. 1998; Dabholkar et al. 1998; Trinadh et al. 2013) , and don't care filling (Devanathan et al. 2007b; Wu et al. 2011; Trinadh et al. 2014) . All of these test pattern ordering and don't care filling techniques for the LOS scheme (Devanathan et al. 2007b; Wu et al. 2011; Trinadh et al. 2014) are heuristics without a performance guarantee. A new scan flip-flop was proposed by that preserves the combinational state of the circuit under test. The above paper showed empirically that the proposed scan-flop in conjunction with a naive don't care (X)-aware test pattern ordering scheme resulted in significant reduction in Launch-to-capture switching activity. Keeping this in mind, this article proposes a theoretical framework to arrive at an optimal X-filling and correspondingly efficient test cube ordering for minimizing peak test power. The following sections motivate this theoretical framework, the underlying DFT scheme necessary to apply the proposed technique, its proof of optimality, and the results thereby obtained by applying the same on benchmarks. To the best of our knowledge, this is the first ever reported don't care filling algorithm that is optimal in input toggle minimization, in this connection.
While it is true that there are already several papers on X-filling, none of them look at the problem from a theoretical perspective and hence are not very effective. An interesting aspect of X-filling is that it incurs neither area nor timing overheads. However, high power dissipation during testing of today's complex chips still continues to remain a major concern because existing X-filling algorithms do not systematically target test power reduction. It is noteworthy that due to the several scan partitions available, interleaving these scan partitions to control power consumption during testing is prevalently used in the industry. However, it is also well known that this kind of test scheduling for controlling test power usually comes with a significant test time overhead. Thus, X-filling techniques can complement these existing scan chain interleaving techniques to reduce test power without majorly increasing the test time. Hence, we focus on an X-filling algorithm that systematically reduces toggles during testing. To begin the discussion, we next provide a short description of CSP and the DFT technique that preserves the CSP property .
CSP
All the existing scan architectures proposed in the past violate CSP property during the capture phase . To address this issue, the CSP-scan architecture is proposed in , which preserves combinational logic states during scan-shift as well as capture phases of at-speed testing. Under CSP-scan, test pattern ordering can be very effective in reducing peak launch-tocapture power during scan based testing of sequential circuits. To understand this in a little more detail, let S be a sequential circuit and τ = {t 1 , t 2 . . .} be the test pattern set designed for it by the ATPG tool. Let the combinational parts of S be labeled as {C 1 , C 2 . . .}. Let s k i, j be the state of the i th wire in combinational part C k after launching test pattern T j . If the state in which the combinational parts settle down, after launching test pattern T j , is preserved until launching of the next test pattern T j+1 , the switching activity in C k immediately after launching T j+1 is given by
. It is interesting to note that the switching activity in S is dependent on the order of application of test patterns. Figure 1 shows how the combinational logic states are so preserved that the sequential circuit can practically be treated like a combinational circuit, and we can perform test pattern ordering for minimizing peak switching activity. To illustrate the above, consider the circuit shown in Figure 1 . There are two combinational parts in this circuit, namely, C 1 and C 2 , separated by three register stages R 1 , R 2 , and R 3 . All the flip-flops in the register stages are connected together to form a scan chain, which is subsequently used to load the test pattern. The test patterns are generated post-synthesis for combinational circuits C 1 and C 2 separately. Let {t 1 , t 2 . . . t r } be the set of tests for C 1 and {p 1 , p 2 . . . p s } be the set of tests for C 2 .
The testing of the chip comprises repetition of the three steps, namely, scan-shift, launch, and capture. First, p 1 , t 1 is shifted in that order into register stages R 1 and R 2 , respectively (scan-shift step), through the scan input pin SI as shown in Figure 1 ; t 1 is applied to C 1 and p 1 is applied to C 2 (launch step); and the result r 1 due to application of t 1 on C 1 , and the result r 2 due to application of p 1 on C 2 , is captured in register stages R 2 and R 3 , respectively (capture step). In the next iteration, p 2 , t 2 is shifted into the circuit which causes the responses r 1 , r 2 to be shifted out of the circuit through the scan output pin SO as shown in Figure 1 . Note that the last shift operation in the shift step of the scan-in operation is used as the launch step too.
Let us assume that there are three test patterns in the test set, namely, T 1 (includes t 1 and p 1 ), T 2 (includes t 2 and p 2 ), and T 3 (includes t 3 and p 3 ). The same figure shows the test pattern graph for this circuit. This is a complete graph, with each vertex representing a test pattern, and edge-weights representing the switching activity in S, based on the order of application of test pattern pairs. Since the goal is to reduce dynamic power during launch-capture window without affecting the at-speed stuck-at fault coverage, we have used switching activity (which is a measure of dynamic power) as a cost function to represent the edge-weights in the test pattern graph. As shown in this figure, applying T 1 after T 2 or vice versa causes 200 toggles (represented as edge-weight e 1,2 ) and so on. We assume that the edge-weights e 1,2 , e 2,3 , and e 3,1 are equal to 200, 1,000, and 400, respectively. In this case, if the order of application of test patterns is T 1 → T 2 → T 3 , then peak switching activity occurs when test pattern T 3 is applied after test pattern T 2 . This corresponds to 1,000 toggles in the entire circuit, as represented by edge-weight e 2,3 . On the other hand, if the order of application of test patterns is T 3 → T 1 → T 2 , then peak switching activity occurs when test pattern T 1 is applied after test pattern T 3 , which corresponds to 400 toggles, as represented by the edge e 3,1 in Figure 1 . Thus, test pattern ordering (Girard et al. 1998 ) has a significant impact on the peak switching activity in the circuit under CSP-scan.
The scan flip-flop that implements the CSP-scan scheme is shown in Figure 2 . The timing diagram corresponding to the CSP-scan scheme is shown in Figure 3 . The CSP-scan can be summarized as follows:
(1) A Muller C-element is used to generate SE latch signal, as shown in Figure 4 , which takes SE and CK signals as input. A 1 → 0 → 1 transition is produced on SE signal just before the launch point, to facilitate the 1 → 0 transition on SE latch (Figure 3 -pt. b) . This ensures the functional slave latch turns ON (and the alternate slave latch turns OFF), thus launching the test pattern into the combinational logic.
Optimal Don't Care Filling for Minimizing Peak Toggles During At-Speed Testing 5:7 (2) Some extra logic is used within the scan flip-flop, as shown in Figure 4 , which produces at-speed 1 → 0 transition on SE mux , marked f in Figure 3 . (3) After launch point d, when {SE, CK } reaches a 11 state, there is a 0 → 1 transition on SE latch , marked as e in Figure 3 . This transition on SE latch signal turns OFF the functional slave latch and turns ON the alternate slave latch before the capture point marked g shown in the same figure. As a result, at the positive edge of the capture clock, the response data that is waiting at the output of the master latch of each scan flip-flop gets latched into the corresponding alternate slave latches, leaving the functional slave latches undisturbed, thus satisfying the CSP during the capture step. (4) An extra 1 → 0 → 1 pulse on SE signal is produced to ensure that SE mux signal changes back from 0 → 1 after the capture step. To ensure that SE latch signal is not disturbed due to this modification of SE signal, the positive pulse of the capture clock is slightly stretched until the end of SE pulse, marked j in Figure 3 .
Similar to the techniques proposed in Gerstendorfer and Wunderlich (1999) and Parimi and Sun (2004) , CSP-scan also avoids shift power by ensuring that the changing flip-flop values do not propagate to this circuit during shift mode. However, the most important difference is that these techniques ensure CSP only during scan-shift, whereas CSP-scan ensures CSP both during scanshift and capture steps. Because CSP-scan ensures CSP during the capture step, the sequential circuit can be treated as combinational circuit during scan based testing, thereby making test pattern ordering a very effective technique for reducing peak capture power. The CSP scan is also best suited for at-speed delay testing. Assume that a 0 → 1 transtion delay needs to be tested on a logic element l of the circuit under test. Let t 1 and t 2 be the test vectors that shall set l to 0 and 1, respectively. First, t 1 is shifted, then launched and the results are captured at-speed. At this point, l is set to 0. Now, t 2 is shifted in. Due to the CSP property, l remains at 0 until t 2 is launched and the results captured at-speed. Once t 2 is launched there is a 0 → 1 transition on l that is captured at-speed, thus, carrying out the desired at-speed delay testing. Since two test vectors t 1 and t 2 are involved, these technqiues are called two-pattern delay tests. The enhanced scan (Dervisoglu and Stong 1991) and hold (Bhunia et al. 2004 techniques are also used to implement two-pattern delay tests. The main difference between the proposed scheme and the enhanced-scan and hold schemes is that in the latter the combinational logic state of the circuit under test is undisturbed only during the scan-shift of the second pattern and the combinational logic state is disturbed during capture, while the proposed CSP-scan preserves the state of combinational logic not only during scan-shift but also during the capture step of every pattern. The advantage of this can be best explained through an example. Assume in Figure 1 that the scan registers R 1 , R 2 , and R 3 are designed according to enhanced scan or hold techniques as proposed in Bhunia et al. (2004) , , and Dervisoglu and Stong (1991) . Consider logic elements l 21 and l 22 in the combinational circuit C 2 on whom a 0 → 1 delay test needs to be performed. Assume test vectors t 21 , t 22 , and t 23 will set l 21 to 0, 1, 1 and l 22 to 0, 0, 1, respectively. Thus, (t 21 , t 22 ) and (t 22 , t 23 ) are two-pattern delay tests for testing the 0 → 1 transition delay on l 21 and l 22 , respectively. To carry out these delay tests, first the (t 21 , t 22 ) pair is loaded into R 2 . In practice, there will also be tests loaded into R 1 (say (t 11 , t 12 )) for testing C 1 while the faults in C 2 are tested. At the end of this test, R 2 will be loaded with the response of C 1 to t 12 and hence line l 22 of C 2 need not necessarily carry the value 0. Therefore, to test a 0 → 1 transition on l 22 , t 22 needs to be shifted again into R 2 followed by t 23 . This is not needed in the case of the proposed CSP-scan as it preserves the combinational state during the capture step. In this case, (t 21 , t 22 , t 23 ) can be shifted one after another in the same sequence to test the 0 → 1 delay in l 21 and l 22 , thereby saving an extra shifting of t 22 and the extra power consumption due to the same. Based on the above explanation, it is also straightforward to note that the test vector reordering explained earlier in this section (Figure 1) is not applicable in the case of enhanced-scan and hold techniques proposed in Bhunia et al. (2004) , , and Dervisoglu and Stong (1991) .
To summarize, the proposed CSP-scan can do the same job of enhanced scan/hold in applying two-pattern delay tests. However, because of preserving combinational logic state during capture, CSP-scan is also capable of reducing peak launch-capture power during at-speed stuck-at testing, through test pattern ordering, which is not possible with enhanced scan/hold. That is the important additional capability of CSP-scan, over and above enhanced scan/hold. Additionally, CSP-scan has significantly lesser area, timing, and power overheads as compared to enhanced scan and hold, as explained in .
This article focuses on ordering the test cubes and selectively filling the don't care (X) bits in the test cubes to minimize peak power during at-speed stuck-at testing under CSP-scan scheme. Next, we motivate the need for don't care filling for power reduction during at-speed stuck-at testing under CSP-scan.
MOTIVATION FOR DON'T CARE FILLING FOR POWER REDUCTION DURING
AT-SPEED STUCK-AT TESTING UNDER CSP-SCAN SCHEME In scan based tests, the input test pattern is serially shifted in, while serially shifting out the response for previous test patterns. In CSP-scan , since the combinational logic is undisturbed during scan-shift and capture phases, as far as application of test patterns is concerned, the sequential circuit behaves like a combinational circuit. Thus, the test pattern ordering technique that was proposed earlier for reducing test power in combinational circuits (Girard et al. 1998; Dabholkar et al. 1998 ) becomes equally effective for sequential circuits. Having understood this, the next step is to compute a test cube ordering that achieves the same for sequential circuits under CSP-scan. Once the test cube ordering is computed, the next step is to minimize the peak toggles at the inputs (primary inputs and the scan cell outputs) through filling of the don't care bits in test cubes with binary values. The expectation is that reducing the input toggles leads to reduction in power dissipation inside the circuit, as shown previously in Girard et al. (1998) .
The most recent and effective don't care filling algorithm for peak power minimization during at-speed stuck-at testing under CSP-scan scheme is X-Stat (Trinadh et al. 2014 ). The X-Stat algorithm follows a two-phase approach. In the first phase, it uses adjacent don't care fill technique to convert don't care stretches 0XX...X1 and 1XX...X0 into smaller don't care bit stretches 0X1 and 1X0, respectively, as shown in the Phase 1 column of Figure 5 . In the second phase, it replaces don't care bits by either 0 or 1 in order to minimize peak toggles as shown in the Phase 2 column of Figure 5 . This figure shows that the global minimum peak toggles is 2 (shown under the Optimum-Fill column), while the minimum peak toggles achieved by XStat technique is 3, making it sub-optimal. Because of the greedy approach used in Phase 1 of XStat technique, it does not achieve the global optimum. Motivated by this, we choose a Dynamic Programming paradigm which takes global picture into consideration and optimally fills the don't care bits with binary values to achieve the best reduction in peak toggles.
PEAK INPUT TOGGLE MINIMIZATION PROBLEM
The power dissipation is directly proportional to the number of toggles in the circuit. A best estimate of power can be obtained by considering the toggle activity in the entire circuit. In the present case of X-filling, every test vector with k don't cares imply 2 k fully specified test vectors. Assuming n test vectors, each with k i don't cares, 1 ≤ i ≤ n, we end up with n i=1 2 k i test vectors (assuming no overlap). Constructing a test pattern graph as in Figure 1 with the edge-weights as the total toggle inside the circuit is a prohibitively time and memory intensive computational task as the number of possible cases is huge. The results reported in Girard et al. (1998) show that the input switching activity between two test patterns can be used as a reasonable estimate of the switching activity of the entire circuit in general, although there are circuits including code converters and decoders that may not adhere to this property. This has motivated the technique proposed in this article to fill the don't cares with an objective to minimize the input switching activity. A subsequent test pattern ordering of the n fully specified test vectors may be performed assuming the entire circuit switching activity. This will involve only n C 2 computations to construct a test pattern graph as shown in Figure 1 with edge-weights as the number of toggles inside the circuit.
Objective: Given a sequence of test cubes T 1 ,T 2 , . . .T n , each of length m, replace each don't care in test cubes by either 0 or 1, such that max
where Hd (T i ,T i+1 ) is the Hamming distance between test cubes T i and T i+1 , after replacing don't cares by either 0 or 1.
This problem can be formulated as a variant of the interval coloring problem, which we call the Bottleneck Coloring Problem. Next, we define and explain the Bottleneck Coloring Problem and show that peak power minimization is an instance of this problem. Since our objective is to minimize the peak toggles, we call this problem the Bottleneck Coloring Problem.
BOTTLENECK COLORING PROBLEM (BCP)

Problem Explanation in Terms of Hotel Room Booking
Suppose a hotel received several guest requests for accommodation, each of which has a start-date and an end-date of a time period, and asks the hotel to provide accommodation for exactly 1 day which falls in the given period. The aim of the hotel is to assign rooms to all guest requests such that the number of guests staying in the hotel on any given day is minimized, which is a variant of the interval coloring problem (West 2000).
Mathematical Definition of the Problem
(1) Let S = (s 1 , e 1 ), (s 2 , e 2 ) . . . (s k , e k ) be a sequence of intervals such that s i and e i are integers corresponding to starting and ending times of interval i, respectively,
. . h max _color be a sequence of integers such that h j is the number of intervals which are assigned color c j . (6) Our objective is to assign colors to intervals such that max (h 1 , h 2 . . . h max _color ) is minimized.
Here, each interval corresponds to an accommodation request (as explained in Subsection 7.1). Each color corresponds to a day. Assigning color c j to the interval (s i , e i ) is the same as allocation of hotel room on the j th day to this request. Note that h j denotes the number of guests who are assigned a room on the j th day. Having defined BCP, next we shall explain how the peak input toggle minimization problem maps to BCP.
Mapping of Peak Input Toggle Minimization Problem to BCP
(1) Let T 1 ,T 2 , . . .T n be a sequence of test cubes each of length m.
(2) Construct a m × n matrix A such that the i th column of A is equal to the test cube T i . (3) for i = 1 → m do /* Preprocessing of 0XX..X0,1XX..X1 stretches */ If {i th row contains a sub-sequence 0XX...X0}, then replace every don't care in this subsequence by zero, since there exists an optimal solution, in which all of these don't cares are replaced by zeroes, irrespective of how other don't cares are replaced.
If { i th row contain a sub-sequence 1XX...X1} then replace every don't care in this subsequence by one, since there exists an optimal solution, in which all of these don't cares are replaced by ones, irrespective of how other don't cares are replaced. Comment 1 : Note that there exists an optimal solution to Peak Toggle Minimization Problem such that
where k ≤ j < l, irrespective of how other don't cares are replaced. There is only one toggle between the j th and j + 1 th test vectors in this sub-sequence. The color assigned to this newly added interval in the solution of BCP captures the location of this toggle in this sub-sequence.
If
Comment 2 : Note that there exists an optimal solution to the Peak Toggle Minimization Problem such that
Each row of the matrix represents an input pin to the circuit (corresponds to a guest in BCP) and each column represents a test cube (corresponds to a day in the BCP formulation as per Section 7.1). A toggle in the i th row, from the j th position to the (j + 1) th position corresponds to a hotel room allocation for the i th customer on the j th day. The BCP ensures that the number of allocations on any given day is minimized, which in the current context translates to minimization of the number of the peak input toggles on any given test cycle (launch-capture duration). Having explained how the problem under consideration maps to BCP, next we proceed to explain how to construct a solution to the given problem.
Constructing Optimal Solution for Peak Input Toggle Minimization Problem from
Optimal solution for Bottleneck Coloring Problem Having known how to construct the optimal solution to BCP, the following steps are followed in constructing the optimal solution for the given problem:
(1) Suppose color c j is assigned to interval (s i , e i ) in the given optimal solution for the Bottleneck Coloring Problem. (2) Look at the row in matrix A, corresponding to interval (s i , e i ), and make all bits from column s i to column j the same as the bit value at column s i and make all bits from column j + 1 to column e i + 1 the same as the bit value at column e i + 1.
Having understood the solution for the given problem, through solution to BCP, next we shall see how to solve BCP optimally.
ALGORITHM
The algorithm used to compute BCP is composed of two phases: (1) lower bound computation and (2) achieving the lower bound, and thereby the optimal solution. First, we shall describe the lower bound computation phase. 1 Let T i, j , where i ≤ j, denote the number of intervals whose starting time is ≥ i and ending time is ≤ j;
2 If i > j, then let T i, j = 0, else T i, j can be expressed recursively as follows :
, j−1 + Number of intervals whose staring time is equal to i and ending time is equal to j. /* Note that T i+1, j−1 is subtracted since the set of intervals whose starting time is at least i + 1 and ending time is at most j − 1, are counted in both
Let max_color = max (e 1 , e 2 . . . e k ). 2 Let H be a min heap. Each node of this heap can store information of an interval (starting time and ending time). Nodes of this heap are ordered by ending times of intervals, i.e., ending time of interval stored in a node is less than or equal to ending times of intervals stored in that node's children.
Insert into heap H all intervals whose starting time is equal to i. /* if we take any interval in H starting time is at most i. * /
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Remove top l elements from heap and assign color c i , where l = min(current heap size, LB); /* The reason for picking top elements and assigning colors c i is we want to assign colors to intervals which are ending soon. We prove in section Proof of correctness that ending times of all these removed intervals are at least i. */
Dynamic Programming Approach to Compute Lower Bound (LB)
for the Bottleneck Coloring Problem Algorithm 1 gives the lower bound on the number of intervals which are assigned the same color. This algorithm can be implemented such that the running time is O (k 2 ), where k is the number of intervals. Having described the lower bound computation phase, we next proceed to describe the next phase of achieving the lower bound, using a greedy approach.
Greedy Approach to Bottleneck Coloring Problem
Algorithm 2 assigns a color c j for each interval (s i ,e i ), where s i ≤ j ≤ e i , and the maximum number of intervals which are assigned the same color is at most the lower bound value computed in Algorithm 1. Since the lower bound computation involves DP, we call this X-filling algorithm as DP-Fill. The running time of this algorithm is O (k loд k), where k is the number of intervals.
Proof of Correctness
In the following paragraph, we will prove that, at the end of the i th iteration of Algorithm 2, ending times of all intervals contained in min heap are greater than i. This means that each interval (s i ,e i ) is assigned a color c j such that s i ≤ j ≤ e i .
Suppose, at the end of some iteration i, min heap contains an interval, whose ending time is greater than i. Let i be such that its value is minimum. Let j < i such that the number of intervals which are assigned color in the j th iteration is less than the lower bound. Let j be such that its value is maximum. If there is no such j, then let j = 0. Let j < k < i such that in the k th iteration, the above algorithm assigned color to an interval whose ending time is more than i. Let k be such that its value is maximum. If there is no such k, then let k = j. Ending times and starting times of all intervals, which are assigned color from the k + 1 th iteration to the i th iteration, are less than or equal to i and greater than k, respectively. Note that the number of intervals which are assigned colors from the k + 1 th iteration to the i th is equal to lowerbound * (i − k ) and min heap contains an interval whose ending time is equal to i and starting time is greater than k. This implies that the number of intervals, whose starting time is greater than k and ending time is less than or equal to i, is more than lowerbound * (i − k ), which is a contradiction.
Hence, we have proposed an optimal algorithm using dynamic programming, for minimizing peak input toggles during at-speed stuck-at testing, for a given test cube ordering, under CSP-scan scheme. Thus, we call this algorithm the dynamic programming based don't care filling (DP-fill) algorithm. As already discussed, CSP-scan satisfies CSP property, thereby making the ordering of the test cubes influence the peak input toggles during at-speed stuck-at testing. The next section solves the problem of ordering the test cubes, with large don't care stretches, for minimizing the peak input toggles, using the technique of interleaving.
The entire mapping of input toggle minimization consists of two phases: optimal test cube ordering, followed by X-filling. It should be noted that the proposed X-filling algorithm gives the optimal X-filling after the test cube ordering phase is completed. Since TSP can be reduced to an instance of the test pattern ordering problem (Girard et al. 1998; Dabholkar et al. 1998) , the test pattern ordering problem is NP-hard. Hence, it is not possible to prove the optimality of the test pattern ordering, and hence the optimality of the entire mapping. Thus, our attempt in this article was to target optimality on an important sub-space of the mapping, i.e., X-filling after the test cube ordering is completed. So, we propose an optimal algorithm based on interval-coloring for X-filling for a given test cube ordering to minimize peak input toggles.
Test Vector Ordering Algorithm for Large Don't Care Stretches
For a given vector ordering, Algorithm 2 gives the optimum value of peak input toggles. Note that if the length of don't care stretches in the rows of matrix A (which is defined in Section 7) is high, then the optimum value of peak input toggles is small. To achieve such large don't cares stretches in the rows of matrix A, we propose Algorithm 3 for test vector ordering. We call this ordering interleaved test vector ordering (I-Ordering). The number of times the while loop in Algorithm 3 gets executed is shown in Figures 6 and 7 . These experimental observations show that the number of iterations grow as O (loд(n)), where n is the number of test vectors. Figure 8 analyzes the don't care stretch statistics in the test cubes of b19 circuit, for different test cube orderings. One can observe that I-Ordering increases the sizes of don't care stretches, which are finally exploited by the proposed Algorithm 2, to achieve the best possible reduction in peak input toggles. The results obtained by using this technique are shown for different possible don't care fillings in Table 2 .
It can be seen that for test sets with a large number of don't cares, the combination of I-Ordering and DP-fill, which is proposed in this article, has the best reduction in peak input toggles. Next, we 
.T n−(i−1) * k−k+1
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S = S ∪ (T − S ).
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Let temp_optimal_value be the optimal bottleneck value computed on sequence S using will see how to reduce peak input toggles when the test sets have small don't care stretches. The next section maps the problem of ordering the test cubes for minimizing the peak input toggles when the test sets have small don't care stretches, to an instance of the Max Scatter Traveling Salesman Problem.
TEST VECTOR ORDERING ALGORITHM FOR SMALL DON'T CARE STRETCHES
In this section, we map the problem of ordering test cubes for minimizing peak input toggles during at-speed stuck-at testing, to an instance of the Maximum Scatter Traveling Salesman Path (or Max Scatter Hamiltonian Path) Problem (MSTSPP). The definition of MSTSPP is as follows.
Maximum Scatter Traveling Salesman Path Problem (MSTSPP):
Given an edge-weighted undirected graph G, the MSTSPP is to find a Hamiltonian path in G such that the smallest edge cost in this path is maximized. The MSTSPP is NP-Hard (Arkin et al. 1997) .
Consider an edge-weighted undirected complete graph G = (V , E) with test cubes representing the vertices, and the edge-cost function shown in Table 3 , used to represent the edge weight ∀1 ≤ i < j ≤ n, where n is the test set size. The intuition is that, if we solve the Max Scatter Hamiltonian path problem in this graph, we ensure that the test cube pair with the lowest number of don't cares in the ordering is rich with don't cares (min-max optimization), which in turn maximizes the reduction in peak test power. It is well known that the problem of test vector ordering for minimizing test power in combinational circuits, maps to the traveling salesman problem (TSP) Optimal Don't Care Filling for Minimizing Peak Toggles During At-Speed Testing 5:15 ( Girard et al. 1998 ). The following points clarify the difference between this mapping and the proposed mapping:
(1) An important difference to note here is that we are not dealing with combinational circuits, but with sequential circuits. Because of CSP-scan, ordering becomes effective to reduce test power in sequential circuits also through test vector ordering. (2) Our claim is that when test cubes are rich with don't care bits, interleaved ordering, when combined with DP-fill, gives the best savings in launch-capture power. On the other hand, when test cubes are not rich with don't care bits, max scatter TSP based ordering, combined with DP-fill, gives the best savings in launch-capture power. Again, it should be noted that max scatter TSP is not the same as TSP, because in TSP, we try to reduce the 
overall tour length, whereas in max scatter TSP, we try to maximize the smallest edgeweight along the tour. (3) There is another major difference. The standard mapping of test vector ordering to TSP, to minimize test power in combinational circuits, is when the test cubes are completely specified. In our case, we are using max scatter TSP to order the test cubes which are not completely specified, i.e., some of the bits are don't cares.
ALGORITHM 4: MSTSP Algorithm
Input: Graph G Output: Bottleneck Edge Replace each edge, e i, j in G by e max − e i, j to obtain G ; Compute lower bound lb and upper bound ub using the Bottleneck Biconnected Spanning Subgraph Problem (BBSSP) algorithm and Nearest Neighbor Heuristic (NNH), respectively, in given graph G ; Let Z 1 < Z 2 < · · · < Z k be an ascending arrangement of the distinct edge costs in graph G such that (4) The goal of the standard mapping of test vector ordering to TSP is to reduce toggles. On the contrary, we are using max scatter TSP to order test cubes in order to maximize the don't care pairs in the adjacent test cubes along the ordering so that the subsequent don't care filling step will effectively reduce toggles.
We used the algorithm for the Max Scatter Traveling Salesman Problem (MSTSP) given in Larusic et al. (2012) to find the MATSP in G. Since our requirement is Max Scatter Hamiltonian path, but the MSTSP algorithm gives Max Scatter Hamiltonian cycles, we modified G to G as follows and gave G as input to the MSTSP algorithm. Construct a graph G as follows:
-Add a vertex v k+1 to G.
-Place an edge between v k+1 , v i in G with a cost zero, where 1 ≤ i ≤ k.
Note that there is a one-to-one correspondence between the Hamiltonian path in G and the Hamiltonian cycle in G since vertex v k+1 is connected to every vertex in G. Since the edge cost of any edge between v k+1 and the vertex in G is zero, Optimal Max Scatter Hamiltonian Cycle cost in G is the same as Optimal Max Scatter Hamiltonian Path cost in G. In Larusic et al. (2012) , an efficient heuristic algorithm was developed to solve the MSTSP problem by converting it to an instance of the Bottleneck TSP (BTSP) (Larusic et al. 2012) . As part of this algorithm, construct a graph G as follows: -Find the maximum edge-weight of all edges in graph G , and let it be e max .
-Replace each edge e i, j in G by e max − e i, j to obtain G .
-Find the Hamiltonian path in G such that minimum edge cost is maximized. Algorithm 4 gives a brief sketch.
The major idea of this algorithm is controlled shake operation.
9.0.1 Controlled Shake Operation. Let G be a graph and δ be a positive number. Controlled shake operation on graph G with value δ creates a graph G s as follows:
-Vertex set of G s is the same as vertex set of G . -Edge set of G s is the same as edge set of G . -Cost of an edge e in G s is zero if the cost of the corresponding edge in G is less than or equal to δ . -Cost of an edge e in G s is any positive random number if the cost of the corresponding edge in G is greater than δ .
Algorithm.
Alдorithm4 gives a brief sketch of the MSTSP Algorithm. For a detailed description refer to Larusic et al. (2012) . The following are major ideas in this algorithm: -Let G s be a graph obtained from a graph G by controlled shake operation with value δ .
Note that if G s contains a Hamiltonian tour with cost zero, then G contains a BTSP tour with cost at most δ . In this algorithm, we take δ equal to one of the edge costs in the given graph G . -Suppose the BTSP tour cost in a graph G is ≤ δ . Then if we apply controlled shake operation on G several times with the same δ , then one of the graphs generated by these operations will have a Hamiltonian tour with cost zero with high probability. -This algorithm uses binary search to find a Z i such that given graph G contains a BTSP tour with cost at most Z i . -In the algorithm, whenever we are setting upper bound u equal to mid, then we are certain that the BTSP tour cost in G is at most Z u . -If we are setting lower bound l to mid + 1, it does not mean that the BTSP tour cost in G is at least Z l . It can be less than Z l with some small probability. This is because we are using heuristic to test whether the given graph contains a Hamiltonian cycle or not. -This algorithm terminates when lower bound l is equal to upper bound u, and given graph G contains a BTSP tour with cost at most Z u , which means that graph G contains an MSTSP tour with cost at least e max − Z u . This effectively means that graph G has a Max Scatter Hamiltonian path with cost at least e max − Z u .
The results obtained by using the proposed MSTSP based test cube ordering technique is shown for different possible don't care fillings in Table 4 . In this table, MT-fill stands for Minimum Transition fill, where one would fill all the don't cares inside a don't care stretch of a test cube with the filled bit left-adjacent to the stretch. Similarly, 0-fill and 1-fill fill all the don't cares in the test cubes 5:20 A. S. Trinadh et al. Table 6 . Peak Input Toggles: XStat-Ordering (Trinadh et al. 2014) with Different Don't Care Fillings with "0" and "1," respectively. And, R-fill fills the don't cares in the test cubes with random values, whereas B-fill stands for balanced X-filling proposed in Trinadh et al. (2014) . Finally, DP-fill refers to the dynamic programming based X-filling technique proposed in this article. It can be seen that the combination of MSTSP-Ordering and DP-fill proposed in this article has the best reduction in peak input toggles. Therefore, the test cube orderings produced by MSTSP lead to a very effective reduction in peak test power. Tables 5 and 6 show the comparison of peak input toggles for various don't care filling methods w.r.t. test cube orderings given by the TetraMax T M tool and the XStat method (Trinadh et al. 2014) , respectively. Each row in these tables corresponds to a benchmark circuit. The shaded cell in each row corresponds to a best don't care filling method among all don't care filling methods for the given ordering. We can observe that the proposed DP-fill method consistently performed better than all the other don't care filling methods, under both test cube orderings. This is because, under a given ordering, DP-fill is an optimal algorithm for minimizing peak input toggles. Additionally, it can be observed from Tables 4, 5, and 6 that the combination of MSTSP-ordering + DP-fill is most effective in reducing peak toggles, especially for the circuits whose test sets have less number of don't cares.
Next, we will compare MSTSP-ordering + DP-fill and I-ordering + DP-fill with other existing techniques in the literature. Table 7 shows the peak input toggles comparison between the proposed techniques and best-known existing techniques.
Column 1 shows the benchmark name and column 2 shows minimum peak input toggles obtained among all aforementioned don't care filling methods under test cube ordering given by the TetraMax T M tool. In the technique proposed in Trinadh et al. (2013) , only the impact of test cube ordering is considered, while in Wu et al. (2011) only the impact of don't care filling is considered. Columns 3, 4, and 5 show the minimum peak input toggles obtained using the techniques proposed in Trinadh et al. (2013) , Wu et al. (2011), and Trinadh et al. (2014) , respectively. Column 6 shows the minimum peak input toggles obtained after applying the proposed DP-fill method under the proposed I-Ordering based test cube ordering scheme. Column 7 shows the percentage improvement of proposed I-ordering + DP-fill technique over the best of existing don't care filling methods under the test cube ordering given by the commercial ATPG tool. Columns 8-10 of this table show the percentage improvement of the proposed I-ordering + DP-fill technique over these best-known low-power testing techniques. Column 11 shows the minimum peak input toggles obtained after applying the proposed DP-fill method under the proposed MSTSP-Ordering based test cube ordering scheme. Column 12 shows the percentage improvement of the proposed MSTSPordering + DP-fill technique over the best of existing don't care filling methods under the test cube ordering given by the commercial ATPG tool. Columns 13-15 of this table show the percentage improvement of the proposed MSTSP-ordering + DP-fill technique over the mentioned best-known low-power testing techniques in the literature. It is evident that the proposed techniques outperform all the existing techniques for most of the benchmark circuits. Among I-ordering + DP-fill and MSTSP-ordering + DP-fill, the former performs the best benchmarks whose test sets are dominated by don't cares (> ≈ 75% don't cares), and the latter performs the best otherwise. So, I-ordering + DP-fill is good for circuits whose test sets are dominated for don't cares and MSTSP-ordering + DP-fill is good for circuits whose test sets are not dominated by don't cares. Table 8 shows the comparisons of actual peak power dissipation during tests between the proposed techniques and the existing techniques.
It can be observed that similar to reduction in peak toggles, the proposed techniques perform better than all the existing techniques in reducing peak power for most of the benchmarks and percentage improvement increases with increase in circuit size. This can be attributed to the wellknown fact that there is a good correlation between input toggles and circuit toggles, as explained in Girard et al. (1998) .
Additionally, we can observe that the magnitude of improvement in Tables 7 and 8 is not the same. The difference is due to the fact that the relation between input toggles and circuit toggles is not perfectly linear and while computing actual power dissipation of the circuit, we need to take interconnect capacitances into account. However, our proposed techniques outperform all the existing techniques considerably, in both peak input toggles as well as actual peak circuit power.
Thus, in reducing peak input toggles during testing, while MSTSP-ordering is effective when test sets have small don't care stretches, I-ordering is effective when test sets have large don't care stretches.
In Girard et al. (1998) , it was shown that there is a strong correlation between input toggles and internal toggles inside the circuit. Under this assumption, we have proposed an optimal algorithm that will minimize the input toggles to the circuit during the testing phase. In the next section, we Optimal Don't Care Filling for Minimizing Peak Toggles During At-Speed Testing 5:23 relax this assumption and try to search for solutions near the solution so-far obtained using the local search technique.
LOCAL SEARCH USING ITERATIVE 1-BIT NEIGHBORHOOD
Although for a given test cube ordering DP-fill gives the optimal X-filling for minimizing peak input toggles, and there is a good correlation between input toggles and circuit toggles (Girard et al. 1998) , there is no guarantee that this solution also optimally minimizes peak circuit toggles. However, from the results observed in previous sections, we observed that there is a significant reduction in peak circuit toggles also by the proposed DP-fill method. In this section, we will explore and analyze the quality of solutions obtained by DP-fill for peak circuit toggle reduction by pruning using the local search technique.
We denote S DP -f ill as the solution obtained using DP-fill suggested in this article. In every iteration, S cur stands for the best-so-far solution in the current iteration of the local search technique. The 1-bit neighborhood of a test vector T contains all those vectors that can be obtained by flipping exactly 1-bit in T . The local search technique searches for better solutions in the 1-bit neighborhood of the vectors in the test vector pair that contribute to the peak power dissipation in S cur . This local search technique was used to prune the solutions generated by DP-fill and is outlined in Figure 9 . Although we have adhered to 1-bit neighborhood in this article, in principle, the local search technique shown in Figure 9 can be extended to a more general case of n-bit neighborhood, for a given n, in a straightforward manner. However, it should be noted that searching all the possible n-bit neighborhoods (1 ≤ n ≤ T , where T is test vector size) is intractable, because the size n! = 2 n . The results obtained by applying the described local search technique for greedy as well as simulated annealing (SA) strategies is shown in Table 9 . It can be seen that the savings is marginal, thereby validating our idea of optimizing input toggles as an effective technique for minimizing peak power dissipation during testing.
CONCLUSIONS
We address the problem of peak capture power reduction during at-speed stuck-at testing that leads to false delay failures. Under Combinational State Preservation (CSP-scan) based design for testability (DFT) technique, we show that test cube ordering produced by the proposed Max Scatter Hamiltonian path algorithm gives the best reduction in peak test power when the test cubes are not dominated by don't cares, and the proposed I-ordering algorithm gives the best reduction in peak test power otherwise. When test cubes have significant don't care bits and there is a good correlation of input toggles to circuit toggles, don't care filling is very effective for reducing peak capture power. We have mapped the problem of optimal don't care filling for a given test cube ordering to a variant of the interval coloring problem so as to minimize peak input toggles of the circuit. The algorithm uses Dynamic Programming to obtain a lower bound, and uses the pigeonhole principle to fill the don't cares (DP-fill), such that the lower bound is achieved. The algorithm is proven to be correct and optimal.
The proposed techniques were applied to all the benchmarks from ITC suite, and found to produce significant reductions in peak capture power dissipated inside the circuit during at-speed stuck-at testing. To the best of our knowledge, DP-fill is the first ever reported don't filling algorithm that is optimal. We have relaxed the assumption that circuit toggles is closely correlated to input toggles, and performed local search on the 1-bit neighborhood of the solution produced by the proposed technique. Both greedy and simulated annealing strategies are adopted to perform the search, and are found to have very minimal extra savings. From this, we can conclude that the proposed technique not only optimally minimizes peak input toggles, but also produces significant savings in peak power dissipation during at-speed stuck-at testing.
